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Abstract In this paper a high-voltage transmitting
circuit aimed for capacitive micromachined ultrasonic
transducers (CMUTs) used in scanners for medical ap-
plications is designed and implemented in a 0.35 m
high-voltage CMOS process. The transmitting circuit
is reconﬁgurable externally making it able to drive a
wide variety of CMUTs. The transmitting circuit can
generate several pulse shapes with voltages up to 100V,
maximum pulse range of 50V, frequencies up to 5MHz
and diﬀerent driving slew rates. Measurements are per-
formed on the circuit in order to assess its functionality
and power consumption performance. The design occu-
pies an on-chip area of 0.938mm2 and the power con-
sumption of a 128-element transmitting circuit array
that would be used in an portable ultrasound scanner
is found to be a maximum of 181mW.
Keywords Integrated · Transmitting circuit · High-
voltage · Pulser · Level shifter · Output stage ·
Ultrasound · Scanners · CMUT ·
1 Introduction
Ultrasound imaging systems are widely used in medical
applications since it is a cost eﬃcient, ionizing radiation
free and noninvasive diagnostic technique that allows
real time imaging. The complexity of ultrasound sys-
tems has been increasing throughout the years improv-
ing further and further the image quality. However a
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tendency of high integration has enabled portable ultra-
sound systems with comparable performance to the tra-
ditional static ultrasound systems. The main restriction
of portable scanners is the limited power budget due
to the limited power storage in the battery and/or the
heating dissipation capabilities of the device, which sets
the maximum current allowed to be spent into the elec-
tronics. Furthermore the reduced size of the portable
scanners also sets a restriction regarding the area of
the electronics. Consequently reducing the power con-
sumption and area of the electronics is the main target
when designing integrated circuits for portable ultra-
sound scanners. In Fig. 1 the typical block structure of
an ultrasound system can be seen. The transmitting cir-
cuit (Tx) drives the transducer in order to generate the
ultrasound, which will be reﬂected oﬀ of the scanned in-
ternal tissue and travel back to the transducer inducing
a current that is ampliﬁed and digitized by the receiv-
ing circuit (Rx). The ampliﬁed and digitized signal is
sent to a signal processing unit to obtain the real time
imaging.
Piezoelectric transducers have been typically used in
ultrasound systems, but in the last two decades exten-
sive research has proved that capacitive micromachined
ultrasonic transducers (CMUTs) are a very suitable al-
Fig. 1 Typical block structure of an ultrasound system.
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ternative. The performance and the fabrication process
are the main advantages of the CMUTs compared to the
conventional piezoelectric transducers. CMUTs have a
wider bandwidth, which translates into better temporal
and axial resolution, and also better thermic and trans-
duction eﬃciency [1]. Moreover, they also beneﬁt from
the standard silicon integrated circuit fabrication tech-
nology advantages such as low cost and high ﬂexibility,
which allows easier fabrication of large complex trans-
ducer arrays. The last advantage of CMUTs is its high
integration compatibility with electronic circuits, since
CMUTs can be directly bonded with the integrated cir-
cuit die or even built on the top of a ﬁnished electronic
wafer [2].
CMUTs are composed of a thin movable plate sus-
pended on a small vacuum gap on the top of a substrate.
The movable plate forms one of the terminals of the
transducer and the substrate acts as the second termi-
nal. By applying a voltage diﬀerence between those ter-
minals an attractive electrostatic force is generated de-
ﬂecting the movable plate towards the substrate. Once
the plate starts deﬂecting, a mechanical force is cre-
ated due to its stiﬀness which acts against the electro-
static force until a force equilibrium is reached. In order
to operate, CMUTs require a stable deﬂected position
hence high bias voltage between its plates in the order of
100V is needed. However, in transmitting mode, a high-
voltage pulse on the top of this bias voltage is applied
in order to make the movable plate vibrate generating
the ultrasound [3]. These pulses need to be symmetri-
cal with respect to the bias voltage in order to obtain
high quality transmitting ultrasonic waves, and the fre-
quency of these pulses need to match the resonant fre-
quency of the CMUT. This high quality transmitting
waves will translate into better picture quality, which
is the main target of ultrasound scanners. The trans-
mitting circuitry is required to operate in high-voltage,
generating the bias voltage and the pulses. The bias
voltage and the pulse characteristics, such as ampli-
tude, slew rate and frequency, depend on the speciﬁc
CMUT to drive, therefore each transmitting circuit has
to be designed and adjusted to match the requirements
of the transducer. The electrical equivalent of a CMUT
load driven at its resonant frequency corresponds is a
parallel combination of a capacitance in the order of
tens of pico farads and a resistance in the order of tens
of kilo ohms. The transmitting circuit needs to handle
a maximum peak current to charge and discharge the
capacitance of the transducer and an continuous cur-
rent through the resistance, which corresponds to the
energy transmitted to the ultrasonic waves.
An ultrasound scanner contains arrays of up to thou-
sands of CMUTs that each needs a transmitting circuit.
Consequently, the power consumption and area of a sin-
gle transmitting circuit is key in order to make them
scalable into a portable hand held scanner. Integrating
the transmitting circuit in an ASIC reduces the area
and the power consumption of the Tx since it is specif-
ically designed for its application. However, the trans-
mitting circuit requires voltages around hundred volts
which can not be handled by standard CMOS processes.
The Tx needs to be designed in a high-voltage pro-
cess which is signiﬁcantly diﬀerent from standard ones.
These processes have more strict design rules since they
require guard-rings and more spacing to avoid high-
voltage breakdowns and also use high-voltage devices
which are more complex than standard MOS transis-
tors.
This paper deals with the design and implementa-
tion of a full integrated reconﬁgurable transmitting cir-
cuit. It is decided to design the transmitting circuit to
be reconﬁgurable in order to drive CMUTs with diﬀer-
ent characteristics. The bias voltage, pulse amplitude,
frequency and shape are going to be adjustable exter-
nally. However, this driving ﬂexibility has an area and
power consumption cost. Nonetheless, the primary fo-
cus of this paper is to design a Tx that can generate
a wide variety of driving pulses, so the area and power
consumption cost is assumed and acknowledged as not
being the main strength of the design. In the future,
for the implementation of the Tx in the portable scan-
ner, the area and power consumption can be reduced
by designing the circuit for a speciﬁc CMUT.
This paper is an extended version of work published
in the 32nd Norchip Conference 2014, [4]. It is struc-
tured as follows: In Section 2 the speciﬁcations of the
Tx circuit are deﬁned and the topologies and blocks
used to implement it are shown in Section 3. The layout
of the integrated circuit and the measurement results
can be seen in Section 4 and the conclusions and future
work can be found in Section 5 and 6 respectively.
2 Transmitting circuit speciﬁcations
The ﬁrst consideration in order to design a transmit-
ting circuit for CMUTs is the number of voltage levels
that the circuit needs to provide. A common and sim-
ple way of driving CMUTs is by using two-level output
stage [5],[6],[7]. However, in order to achieve high qual-
ity transmitting ultrasonic waves and improve picture
quality, the pulses sent to the transducer need to be
symmetrical with respect to the bias voltage. Therefore,
a three-level output stage is needed. In this design, a
three-level output stage is used. The high and low volt-
age levels are used for pulsing and the middle level is
only used for biasing the CMUT.
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Fig. 2 Full operating cycle of the voltage between terminals
of the CMUT.
As it was stated before, the speciﬁcations for the
transmitting circuit are dictated by the CMUT charac-
teristics. In order to set the speciﬁcations for a recon-
ﬁgurable transmitting circuit the transducer with the
most strict driving requirements needs to be deﬁned.
The Tx is designed for this transducer while ensuring
that it is easily reconﬁgurable and can function within a
range of more relaxed requirements. A CMUT is charac-
terized by its own resonant frequency, bias voltage and
pulse amplitude, which correspond to the frequency of
the pulses and voltage levels that the Tx circuit needs to
generate. The transducer with higher driving require-
ments that this Tx circuit was targeted to drive has
a resonant frequency of fr = 5MHz, bias voltage of
75V and peak-to-peak pulse amplitude of 50V, which
translates into voltage level generation of 50V, 75V
and 100V.
The operating cycle of a transducer consists of a
transmitting time, a waiting time and a receiving time.
During transmitting time the Tx circuit is required to
send to the CMUT pulses on top of the bias voltage.
In the waiting and receiving time the Tx circuit only
biases the CMUT. Using the previous speciﬁcations de-
ﬁned by the most restrictive transducer, the voltage
between the terminals of the CMUT for a full operat-
ing cycle can be seen in Fig. 2. When transmitting (tt),
the voltage toggles between 50V and 100V with a fre-
quency of 5MHz and during waiting (tw) and receiving
time (tr) the CMUT is biased at 75V. This is the most
demanding output signal that the transmitting circuit
needs to generate. Due to these high-voltage require-
ments the process used for the implementation of this
transmitting circuit is a 0.35 m high-voltage CMOS
process.
3 Design and implementation of the Tx
The block structure of the transmitting circuit designed
is shown in Fig. 3. The inputs of the system are low-
voltage signals deﬁning the frequency operation, the
Fig. 3 Block structure of the transmitting circuit.
waiting time (tw), the transmitting (tt) and receiving
time (tr), which are transformed by the logic block into
the internal signals that the Tx circuit requires. Us-
ing the level shifter block, the low-voltage signals are
converted into the high-voltage signals that the output
stage needs in order to generate the high-voltage output
signal for the CMUT described in section 2.
For the design of each block, high-voltage devices
with diﬀerent capabilities are used. In Fig. 4 the speci-
ﬁcations and symbols for each device are shown, stating
the type of transistor and the maximum voltage levels
between terminals. An NMOSI transistor is an isolated
NMOS which is located in its own P-well, therefore its
bulk terminal can be connected to a diﬀerent potential
than the p-substrate. Note that all the MOS transistors
in Fig. 4 and in all the following schematics are assumed
to have the body terminal connected to the source.
The transmitting circuit is designed for high-voltage
operation therefore some considerations other than the
current capability and capacitances of the MOS devices
need to be done. Firstly, one of the main considera-
tions in high-voltage design is the lifetime of the de-
vices. Minimum size high-voltage devices are very sen-
sitive to lifetime reduction when operated at maximum
voltage conditions and in order to improve this param-
eter the area of the device has to be increased. This
can be done by either over-designing the device by in-
creasing the width to length ratio or by using a de-
vice with higher voltage breakdown capabilities than
needed. Secondly, since area is an issue, a common prac-
tice to shrink the design is to use shared deep N-well
for several transistors. However there are some limita-
tions to deep N-well sharing rules in the process used.
The high-voltage NMOSI devices can only share deep
Fig. 4 High-voltage MOS transistors speciﬁcations and sym-
bols.
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Fig. 5 Schematic of the output stage.
N-well with other MOS devices having the same drain
voltage. This is possible since the process provides sev-
eral deep and shallow wells. Similarly, the high-voltage
PMOS devices can only be contained in the same deep
N-well with other MOS devices if they have the same
source voltage. These deep N-wells are clearly indicated
in the schematics of all the designs.
3.1 Output stage
The output stage drives one of the terminals of the
CMUT while the second terminal is voltage biased.
Since CMUTs are aﬀected by the diﬀerential voltage
between their plates the main discussion is whether
the biased terminal of the transducer should be high-
voltage biased or grounded. High-voltage biasing one of
the terminals of the CMUT has the advantage of lower-
ing the voltage levels of the CMUT terminal connected
to the output stage, hence the circuit requirements are
lower and the area and power consumption are reduced.
However, ultrasound scanners are used directly onto pa-
tients therefore having high voltages towards them can
be an issue. Despite the higher voltages necessity in the
output stage, in this design the terminal of the CMUT
towards the patient was grounded and the output stage
operates in the other terminal. This is a system level
decision taken for safety reasons and in this work its
cost in terms of area and power consumption are inves-
tigated.
The schematic of the output stage used can be seen
in Fig. 5. Note that upper case notation is used for
all the signals of the output stage since they are high-
voltage. The output stage consists of six branches that
connect an output node (VCMUT ) to its diﬀerent volt-
age levels. M1/M2, M3/M4 and M5/M6 function as
switches connecting the CMUT to VCMUT,HI = 100V,
VCMUT,LO = 50V and VCMUT,MID = 75V respec-
tively. The only diﬀerence between pulling the output
node with M1/M3 or with M2/M4 is the driving speed.
The resistors R2 (2.1 kΩ) and R4 (2.1 kΩ) are con-
nected in series with M2 and M4 obtaining a slower
response of the output node. This is a versatility fea-
ture that allows two diﬀerent driving speeds both for
the rising and falling edges of the pulses. The resistor
R6 (80 kΩ) connected in series with M6 is added in or-
der to have a high impedance branch to VCMUT,MID
so that the transducer can be voltage biased in receiv-
ing mode without aﬀecting the receiving path to the
low-voltage Rx circuit.
Three diﬀerent voltage levels are connected to the
same output node therefore two switches (M5/M6) con-
nected to VCMUT,MID are required to pull down from
VCMUT,HI or pull up from VCMUT,LO. In order to avoid
short circuiting VCMUT,HI and VCMUT,MID through
the body diode of M5 when the output is VCMUT,HI ,
the transistor M7 acting as a blocking diode is needed.
Similarly, M8 prevents short circuiting VCMUT,LO and
VCMUT,MID through the body diode of M6 when the
output voltage is VCMUT,LO.
The high-voltage signals S1, S2, S3, S4, S5 and S6
in Fig. 5 control which of the output stage MOS tran-
sistors is on at every part of the transmitting-receiving
cycle (Fig. 2). It is important to notice that only one
of the MOS transistors should be on at a time, other-
wise two voltage supplies are going to be shorted and a
large current is going to be wasted while potentially de-
stroying the MOS transistors. During transmission (tt)
M1/M2 and M3/M4 are inversely toggled on and oﬀ,
in the waiting time (tw) only M5 is turned on and in
receiving time (tr) only M6 is turned on.
The load equivalent of the CMUT consists of a ca-
pacitive and a resistive component. The capacitive com-
ponent needs to be charged and discharged during trans-
mission, and the resistive component power dissipation
corresponds to the energy transferred to the ultrasonic
waves. The most restrictive current, regarding the out-
put stage design, is the peak current to charge and dis-
charge the capacitive part of the CMUT. This peak cur-
rent is at least two orders of magnitude higher than the
rms current dissipated in the resistive part of the load,
hence the capacitive component of the CMUT domi-
nates the power consumption of the output stage. The
high-voltage MOS devices in the output stage are sized
in order to handle the aforementioned peak current.
Designing for this criterion guarantees that the output
stage can also supply the current for the resistive part
of the CMUT. The widths and lengths of the transistors
are shown in Table 1.
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Table 1 Output stage transistors W/L
Transistor W[ m] L[ m]
M1 700 1.2
M2 700 1.2
M3 400 0.5
M4 400 0.5
M5 700 1.2
M6 400 0.5
M7 10 0.5
M8 10 1.4
Table 2 Level shifters voltages VHI and VLO
Level shifter Transistor VLO [V] VHI [V]
1 M1 87.5 100.0
2 M2 87.5 100.0
3 M3 50.0 62.5
4 M4 50.0 62.5
5 M5 62.5 75.0
6 M6 75.0 87.5
3.2 Level shifters
The control signals of the output stage MOS transistors
need to be high-voltage, therefore level shifters are re-
quired. The full transmitting circuit requires one level
shifter for each output stage MOS transistor, hence a
total of six level shifters are used in the design. Each
of them operates at diﬀerent voltages, VLO and VHI ,
according to the MOS transistor that they are driv-
ing. In order to minimize the number of voltage sup-
plies needed for the transmitting circuit the gate-source
voltage range of each MOS transistor is set to 12.5V.
The output voltages of each of the six level shifters are
shown in Table 2. Note that for the low-voltage input
signals lower case notation is used.
Fig. 6 Schematic of the level shifter. Shared deep N wells
indicated with dotted lines.
3.2.1 Design and operation
The level shifter topology used is the pulse-triggered
topology that can be seen in Fig. 6. Several variations
of this topology have been published [8], [9], [10]. Note
that lower case notation is used for the low-voltage in-
put signals (sset, sreset) and upper case notation is used
for the high-voltage output signal (Si). The level shifter
consists of a latch formed byM17-M20 and two branches
to control the latch formed by M9, M11, M13, M15 and
M10, M12, M14, M16. The widths and lengths of all
the transistors can be seen in Table 3 and the isola-
tion shared deep N wells are clearly indicated in 6. By
applying a low-voltage pulse, sreset, with a pulse-width
smaller than 1/(2fr) to the gate ofM9 the source ofM11
is pulled towards ground which also pulls the drain of
M13 to a lower voltage potential. The current mirror
formed by M13 and M15 transfers a current pulse to
the latch, which is a signiﬁcantly larger current than
what M20 in the latch can sink which results in Si be-
ing pulled to VLO. Similarly by applying a low-voltage
pulse, sset, with a pulse-width smaller than 1/(2fr) to
the gate of M10 the source of M12 is pulled towards
ground which also pulls the drain of M14 to a lower
voltage potential. The current mirror formed by M14
and M16 transfers a current pulse to the latch, which
is a signiﬁcantly larger current than what M19 can sink
which results in Si being pulled to VHI . The main ad-
vantage of this pulse-triggered topology is the fact that
it only consumes current during the transitions, i.e.
when the latch needs to change state. Once the latch
level is established, the consumption of the level shifter
is zero since the latch automatically maintains the state
of Si. The challenge using this topology is that the latch
needs to be very carefully designed in order to correctly
deﬁne its starting state. This state should match the
voltage that turns oﬀ the output stage MOS transis-
tor connected to that level shifter. If the starting state
is the incorrect one, several output stage MOS tran-
sistors might be turned on during the start up which
would short circuit two voltage sources.
3.2.2 Device size considerations
The ﬁrst consideration of this topology is the size of
M9/M10 since their width to length ratio should be
enough to make sure that the current pulse mirrored in
the latch is suﬃcient to change the state of the latch
fast. A width of 10 m (the minimum allowed in the
process) and a length of 2.5 m (chosen on behalf of
the device lifetime) prove to be suﬃcient to change the
latch state. The second consideration is the size of the
cascodesM11 andM12, which should be large enough to
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discharge the PMOS current mirror nodes fast(gates of
M13/M15 and M14/M16 respectively). The minimum
device size of 10 m/3 m (taking device lifetime into
account) was found to be suﬃcient. The third consider-
ation to be made is the size of M13/M14, which should
have a higher saturation drain current than M9/M10 to
properly protect the gate-oxide ofM13-M16 from break-
down. Finally, the latch is sized according to two cri-
teria. The latch is sized asymmetrical in order to have
a well-deﬁned initial condition on the start-up which
sets the latch to low-voltage (VLO) for the level shifters
driving an NMOS in the output stage, or high-voltage
(VHI) for the level shifters driving a PMOS in the out-
put stage. Using this approach all the MOS transistors
in the output stage will be oﬀ in the start-up. Further-
more the switching threshold of the two inverters are set
signiﬁcantly closer to VHI than to VLO which results in
a small W/L ratio of the NMOS transistors such that
the latch requires as little current from M15/M16 to
change state as possible. All the MOS devices are sized
in order to handle the currents for the worst case cor-
ner process, ensuring the functioning of the level shifter
independent on the fabrication process.
3.3 Low-voltage logic
The inputs of the Tx circuit carry the information of the
pulsing frequency, the driving strength and the wait-
ing, receiving and transmitting time. The functionality
of the low-voltage logic is to translate these inputs into
the low-voltage signals for the level shifters to correctly
drive the output stage. The structure of the low-voltage
logic is shown in Fig. 7. Note that lower case notation
is used for all the signals of the logic block since they
are low-voltage. Firstly, the logic block generates s1-
s6 which are the low-voltage equivalent of the control
signals of the output stage S1-S6. Secondly, s1-s6 are
synchronized using ﬂip-ﬂops, which run at double fre-
quency of pulses (2fr), which also needs to be supplied
as an input of the circuit. These ﬂip-ﬂops make sure
that even if some small delay is previously added to the
Table 3 Level shifter transistors W/L
Transistor W[ m] L[ m]
M9/M10 10 2.5
M11/M12 10 2.0
M13/M14 10 3.0
M15/M16 60 3.0
M17 10 1.1
M18 12 1.1
M19 12 9.0
M20 10 9.0
Fig. 7 Low-voltage logic block structure.
Fig. 8 Pulser circuit schematic used in the low-voltage logic.
input signals due to external routing, the signals s1
′-
s6
′ sent to the next block are still synchronized. Finally
s1
′-s6′ are fed into a pulser circuit that generates the
two corresponding sset and sreset impulse signals for
the pulse-triggered level shifters previously described.
The implementation of the pulser circuit can be seen in
Fig. 8. Note that standard cell components are used for
all the blocks.
4 Measurement results
The transmitting circuit was taped-out in a 0.35 m
high-voltage process and a picture of the integrated cir-
cuit taken with a microscope is shown in Fig. 9. Area
a) contains the transmitting circuit described in this
paper which occupies a total space of 0.938mm2 and
area b) contains two copies of the level shifters used in
the design for testing and research purposes. Inside the
transmitting circuit, the output stage is contained in c)
with an area of 0.195mm2, 20.8%, the level shifters are
situated in area d) with an area of 0.331mm2, 35.3%,
and the logic block in area e) with an area of 0.011mm2,
1.2%. The area in between blocks is routing area, 42.7%,
required to connect them together and to connect the
inputs and outputs to their corresponding I/O pad.
After the tapeout, a PCB was designed in order to
test the functionality of the integrated circuit. Only a
single SM 400-AR-8 Delta Elektronika DC power sup-
ply, set at 100V, was connected to the PCB board and
the rest of the voltage levels were generated on-board
using linear regulators. Linear regulators can not sink
current, hence a 470 nF capacitor connected to the out-
put of each linear regulator is added in order to handle
any current coming from the integrated circuit. A very
small neglectable voltage change of approximately 2mV
is estimated due to the current sinking in the capaci-
tor. The current consumption of the linear regulators
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Fig. 9 Picture of the taped-out transmitting circuit. a) Tx
circuit. b) Level shifters test. c) Output stage. d) Level
shifters. e) Logic block.
was not taken into an account, and the power calcula-
tions were performed as if the currents supplying the
integrated circuit were coming from separate voltage
sources instead of a single 100V source. The low-voltage
input signals were supplied using an external Xilinx
Spartan-6 LX45 FPGA and the output of the transmit-
ting circuit VCMUT was measured with a WaveSurfer
104MXs-B Lecroy oscilloscope. The transmitting circuit
was tested with the most strict frequency and voltage
requirements deﬁned in Section 2 and the transmitting,
waiting and receiving times were set to 2  s, 0.2  s and
1.8  s respectively. This is equivalent to a 50% trans-
mitting duty cycle which is when the circuit consumes
current. A capacitive load of 15 pF corresponding to the
capacitive component of the CMUT was connected to
the output. The resistive component of the CMUT was
not added since it is the current delivered to the capaci-
tive component that determines the output stage power
consumption. The measurement setup can be seen in
Fig. 10.
The output voltage of the Tx measured on an oscil-
loscope is shown in Fig. 11 where the fast MOS tran-
sistors M1/M3 are used in Fig.11 a) and the slow MOS
transistors M2/M4 are used in Fig. 11 b). The high-
voltage transmitting circuit functions as expected, and
can achieve the driving speed ﬂexibility desired. How-
ever, in low slew rate, the driving strength is not enough
to reach the top and bottom voltage rails. R2 and R4
were intendedly oversized in order to visually see the
diﬀerent driving speeds in an oscilloscope, however, in
simulations, the output was reaching the voltage rails.
This mismatch between simulations and measurements
is attributed to the parasitics which decrease even fur-
ther the slew rate. In case that this was a critical issue
for a certain transducer, R2 and R4 should be reduced,
compensating for the parasitics and allowing the output
of the Tx to reach full voltage range.
Fig. 10 Setup for the integrated circuit measurements. a) In-
tegrated circuit. b) Xilinx Spartan-6 LX45 FPGA low-voltage
signals and low-voltage supply. c) High-voltage supply from
a SM 400-AR-8 Delta Elektronika and linear regulators. d)
Probe connected to the WaveSurfer 104MXs-B Lecroy oscil-
loscope.
In order to have an idea of the power consumption of
the circuit, the currents drawn from each voltage source
are measured while driving a capacitive load simulat-
ing the CMUT of approximately 15 pF. The power con-
sumption of the transmitting circuit operating at max-
imum requirements with a 50% transmitting duty cy-
cle is 188mW. However, this transmitting circuit needs
to be used in ultrasound scanners which transmit for
a short period of time and then receive for a much
longer time which is set by the maximum focus depth
of the scanner. Furthermore, ultrasound scanners con-
tain hundreds of CMUTs and each of them require
a transmitting circuit. Assuming an ultrasound scan-
ner with 128 CMUTs and maximum focus depth of
10 cm, which leads to a transmitting duty cycle of ap-
proximately 1/266, the estimated power consumption
of a 128-element transmitting circuit array would be
181mW.
A comparison table of the design with the state of
the art high-voltage integrated transmitting circuits has
not been included since, in all of the publications found,
the key information such as area and power consump-
tion of the transmitting circuit is unclear, lacking or
only speciﬁed for receiving circuitry [5],[6],[7],[11].
The circuit is easily reconﬁgurable by setting ex-
ternally diﬀerent frequencies, number of pulses, wait-
ing and receiving times and voltages. During opera-
tion, the Tx can be switched on and oﬀ without the
need of restarting the whole setup, or even switch be-
tween M1/M2 and M3/M4 independently. The target
of this paper of designing and implementing an inte-
grated reconﬁgurable high-voltage transmitting circuit
was successfully achieved.
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5 Discussion and future improvements
The design presented in this paper can not be directly
compared with state of the art Tx circuits since the ref-
erences found do not specify the driving conditions and
individual area and power consumption of the trans-
mitting circuit [5], [11], [12]. Even though the target
of the transmitting circuit has been achieved, if this
design should be used in an ultrasound scanner the
power consumption and area should be reduced. Ultra-
sound scanners contain thousands of transmitting cir-
cuits therefore their power consumption and area need
to be scalable.
The ﬁrst step would be to ﬁx the characteristics of
the CMUT that the Tx is designed to drive therefore
all the reconﬁgurability features, which were already
acknowledged of having a signiﬁcant cost in area and
power consumption, should be removed. The voltage
levels, frequency, driving strength and the operating
cycle would be ﬁxed by the transducer characteristics
hence the transmitting circuit would be optimally de-
signed regarding its area and power consumption. Im-
provements can be achieved even if it is assumed that
the CMUT to drive has the maximum speciﬁcations
that the current Tx circuit can drive. In the output
stage designed the driving strength was adjustable by
using either M1/M3 or M2/M4 to pulse, hence if the
driving strength is ﬁxed, two of the output stage mos-
fets would be removed decreasing the area of the out-
put stage by approximately 15%. The number of level
shifters required would also be reduced by two, achiev-
ing an area shrinking in that block of approximately
30%. The logic block would also be simpliﬁed, how-
ever, since its area is signiﬁcantly smaller than the other
blocks, the area reduction is negligible. The total area
reduction estimated of the Tx circuit would be 15%.
Fig. 11 Output voltage VCMUT measured on the inte-
grated circuit. Plotted data taken from WaveSurfer 104MXs-
B Lecroy oscilloscope. a) Fast transitions in light grey. b) Slow
transitions in dark grey.
In addition to the previous system design improve-
ments, there are also topology improvements to be done
in the most area and power consuming blocks of the sys-
tem which are the output stage and the level shifters.
Firstly, assuming that non-zero voltage towards the
patient is not an issue, it would be interesting to inves-
tigate a transmitting circuit that high-voltage biases
one of the plates of the transducer and pulse the other.
CMUTs are non-polarized devices therefore by apply-
ing 100V to one of the terminals, the pulse required
in the other terminal to achieve the same diﬀerential
voltage between plates of the CMUT only ranges from
0-50V. Reducing the pulsing voltage levels would lower
the maximum absolute voltage that a terminal of an
output stage transistor would need to handle hence 50V
transistors could be used instead of 120V ones. These
transistors are around 50% smaller and add less capac-
itances to charge and discharge therefore both the area
and the power consumption of the output stage would
improve.
In this design, a three voltage level output stage was
used. Two of the levels were used for pulsing and the
third level was used as a biasing feature. However, hav-
ing access to a third voltage level can provide other ad-
vantages such as three-level pulsing, which can improve
the eﬃciency of the transmitting circuit [13]. Using this
approach would require to remove R6 in order not to
break the driving symmetry required by the CMUT.
Another branch connected to VCMUT,MID would be
necessary to receive. Additionally, the low-voltage con-
trol signals and the low-voltage logic block would need
to be changed.
The last improvement suggested for the output stage
is the diﬀerential driving. Being able to apply voltage to
both terminals of the transducer would also make other
output stage topologies viable. Particularly, diﬀeren-
tial driving topologies seem to have advantages com-
pared to the current single ended driving topology. If
the CMUT is pulsed from both terminals (diﬀerential
driving), the pulse swing that each terminal needs to
handle is halved, lowering the maximum VDS that the
output stage transistors need to handle in each side. De-
vices with less voltage requirements, which inherently
are smaller and have less parasitic capacitances, could
be used in these diﬀerential topologies hence they will
be investigated in the future.
The ﬁrst approach that could be used in order to
improve the level shifters is to reduce the gate-source
voltage swing of the output stage MOS transistors from
12.5V to 5V. It would increase the number of DC volt-
age supplies needed for the circuit but it would allow the
ﬂoating current mirror and the latch of the level shifter
to be collected in one single deep N-well resulting in
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a considerable area reduction. In addition to fewer N-
wells, the 5V gate-oxide transistors can have a consid-
erably smaller width compared to the thick gate-oxide
transistors used in the current level shifter design. The
estimated area reduction per level shifter is 50%. Using
this reduced voltage swing, the output stage transistors
would also receive a reduced gate voltage swing there-
fore 5V gate-oxide devices could also be used instead
of the thick gate-oxide ones saving even more area.
Using all the topology improvements suggested for
both the output stage and the level shifters, it is esti-
mated that a redesigned transmitting circuit with the
same speciﬁcations would occupy an on-chip area of
0.45mm2. The expected power consumption of a re-
designed 128-element transmitting circuit array would
be approximately 105mW.
6 Conclusions
In this paper a reconﬁgurable high-voltage transmitting
circuit for CMUTs was designed and implemented in
a 0.35  m high-voltage process. The pulsing frequency,
driving speed, voltage levels and the transmitting, wait-
ing and receiving time are easily adjustable externally
making it suitable for CMUTs with very diﬀerent spec-
iﬁcations. The on-chip area occupied by the Tx circuit
designed is 0.938mm2. The highest driving capabilities
of the Tx circuit are a maximum voltage of 100V, a
maximum peak-to-peak pulse voltage swing of 50V and
a frequency of 5MHz. Operating at these maximum
speciﬁcations, the power consumption of a 128-element
transmitting circuit array is 181mW for a 15 pF CMUT
load. In the future, several ideas and improvements to
reduce the power consumption and area of the trans-
mitting circuit are going to be tested and implemented.
The expected on-chip area of a new design with the
suggested improvements is 0.45mm2 and the estimated
power consumption of a new 128-elements transmitting
circuit array is 105mW.
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